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 
Abstract²DC fault protection is one challenge impeding the 
development of multi-terminal DC grids. The absence of 
manufacturing and operational standards has led to many point-
to-point HVDC links built at different voltage levels, which 
creates another challenge. Therefore, the issues of voltage 
matching and DC fault isolation are undergoing extensive 
research and are addressed in this paper. A quasi two-level 
operating mode of the modular multilevel converter is proposed, 
where the converter generates a square wave with controllable 
dv/dt by employing the cell voltages to create transient 
intermediate voltage levels. Cell capacitance requirements 
diminish and the footprint of the converter is reduced. The 
common-mode DC component in the arm currents is not present 
in the proposed operating mode. The converter is proposed as the 
core of a DC to DC transformer where two converters operating 
in the proposed mode are coupled by an AC transformer for 
voltage matching and galvanic isolation. The proposed DC 
transformer is shown to be suitable for high-voltage high-power 
applications due to the low switching frequency, high efficiency, 
modularity, and reliability. The DC transformer facilitates DC 
voltage regulation and near instant isolation of DC faults within 
its protection zone. Analysis and simulations confirm these 
capabilities in a system-oriented approach.  
 
    Index Terms² Modular multilevel converter, dc transformer, 
dual active bridge, dc fault, and dc/dc power conversion. 
 
I. INTRODUCTION 
 HE increasing penetration of renewable energy into 
power grids, along with ambitious carbon reduction 
targets, is the main driving force towards new energy 
trade and security regulations worldwide. In this regard, high 
voltage DC grids are viewed as a key element in building 
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anticipated high capacity transmission systems. However, 
realization of such DC systems is surrounded by challenges 
ranging from the- need for a new business model to major 
technical obstacles and lack of operational experience. 
Nevertheless, the concept continues to gain momentum across 
the industry. 
Voltage-source converter (VSC) based DC transmission 
systems offer an essential feature; power reversal is realized 
without reversing the DC voltage polarity. A feature 
conventional current-source converter based DC transmission 
systems lack. Therefore, the VSC multi-terminal DC (MTDC) 
grid is the core of academia and industry interests when 
looking beyond point-to-point connections. 
Analogous to an AC system, a reliable DC grid must feature 
defined protection zones with high selectivity where all types 
of faults are rapidly isolated without affecting the rest of the 
system. Isolating and clearing DC faults is a showstopper for 
DC networks. A DC circuit breaker is required to interrupt 
high fault currents in the absence of zero current crossings [1]. 
The low impedance of a DC circuit leads to a steep rise in 
fault current where protection of power electronics 
necessitates interruption times in the order of a few 
milliseconds. Conventional mechanical circuit breakers are 
slow and suited to ac type faults [1-3]. Solid-state DC circuit 
breakers can achieve fast interruption times but at high capital 
cost and on-state operational losses [4]. A hybrid DC circuit 
breaker (CB) has been proposed where a mechanical path 
serves as a main conduction path with minimal losses during 
normal operation, and a parallel connected solid-state breaker 
is used for dc fault isolation [4, 5]. However, capital cost 
remains high, and it has relatively large footprint. The 
mechanical opening time is a few milliseconds at 70kV and is 
expected to increase because of the increased time needed to 
bridge the wider contact gap necessary for higher voltage 
ratings. The semiconductors conduct and commutate high 
fault currents arising during the mechanical CB opening time. 
Furthermore, for reliable grid-wide protection, proper and fast 
coordination between individual DC circuit breakers in 
different sections of the grid must be administered to achieve 
fast interruption times[1], less than the dc link time constant of 
very few milliseconds (depending whether the link is cable or 
overhead). 
Voltage regulation and optimized power flows through 
network lines are mandatory for proper and efficient operation 
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of a DC grid. Dual to frequency in an AC network, a stable 
DC voltage level is the indicator to power balance along the 
DC system. Several techniques have been devised for DC line 
voltage control as reported in [6-11]. However, most of these 
techniques are not suitable for generic DC grids, with large 
numbers of converters and busses. Furthermore, additional 
power flow controllers, similar to phase shifters in an AC 
system, may be needed to support system voltage stability 
[12].  
A real DC super-grid with multiple in-feed points, tapping 
points, and various terminals connected to different AC grids 
makes the voltage regulation issue more complex. Forming 
and solving an optimal DC load flow problem may be a 
practical solution to calculate terminal voltage set points. 
Information and commands throughout the network can be 
exchanged between individual DC busses and a control center, 
which determines optimal load flow scenarios similar to AC 
systems [13]. In general, any attempt to address voltage 
regulation in a real DC super-grid cannot disregard that it is 
not possible to build a vast grid without voltage stepping and 
PDWFKLQJ 8QOLNH DQ $& WUDQVIRUPHU VR FDOOHG µ'&
WUDQVIRUPHU¶ ZLOO EH EDVHG RQ DFWLYH FRQWUROOHG SRZHU
electronic components where DC voltage control and/or power 
flow control can be readily augmented. Having grid 
components dispersed through the DC network actively 
contributing to voltage regulation, power flow control and 
rapid fault protection, in addition to terminal ports, will 
significantly boost network controllability and security. 
While organizations such as CIGRE, IEEE, and IEC are 
developing guidelines and standards for common HVDC 
manufacturing and operation practices, more point-to-point 
links are planned and commissioned in the absence of 
common standards [4]. The result is more point-to-point 
connections at different voltage levels (e.g. ±80kV, ±150kV 
and ±320kV) and different topology concepts [4]. Therefore, 
apart from any efficiency considerations, high power DC 
transformers appear the only way to interconnect and retrofit 
existing point-to-point links. If DC transformers built with 
active components are present at vital nodes throughout a 
potential DC grid, an augmented fault protection function will 
constitute a milestone towards a super-grid.  
A multitude of DC-DC converter designs for low and 
medium voltage and power ranges are in operation across 
industry and power systems. High switching losses render 
traditional high-frequency hard-switched converters unsuitable 
for bulk power applications. Soft switched converters offer 
low switching losses [14]; hence may be more applicable for 
heavy power transfer. Such a low-loss characteristic is 
achieved using a resonant stage allowing zero-voltage 
switching or zero-current switching. The switching 
frequencies of both transformer and transformerless designs 
[15-25] are selected in the range of kilohertz or even tens of 
kilohertz in an attempt to reduce the size of the transformer 
and passive resonant components. However, these designs aim 
at medium voltage (a few kilovolts) and medium power (a few 
megawatts) applications such as, wind generation, DC 
distribution and transportation. Apparently, a DC grid requires 
DC transformers capable of handling hundreds or even 
thousands of megawatts, at hundreds of kilovolts.  
Scaled up versions of the designs discussed in [15-26] are 
not compatible as the basis of an ultra-high voltage ultra-high 
power DC transformer. The reasons range between 
unidirectional operation, extremely high voltage stresses on 
passive components of resonant designs, destructive voltage 
derivatives acting upon converter transformer stage, and the 
high frequency operation. A 25MW HVDC tap was proposed 
in [27, 28], which is a unidirectional design to tap power to 
loads and not a solution for line interconnection with large 
power exchange. 
An interesting DC converter topology, claimed appropriate 
as a DC transformer for MTDC grids, is analyzed in [1, 29-
33]. The topology is transformerless, thyristor-based featuring 
D ³URWDWLQJ´ FDSDFLWRU UHVRQDWLQJ ZLWK LQGXFWRUV Wo achieve 
high voltage stepping ratios. However, the peak capacitor 
voltage in normal operation exceeds that of the high DC 
voltage side. Being exposed to such high voltage stresses, 
switching device arrays in both the primary and secondary 
sides must be rated at higher than the high-side DC voltage. 
Furthermore, the proposed topology lacks isolation and 
defined ground separation between the low and high voltage 
circuits, which is not reliable considering the critical role of 
the DC transformer in bulk power transfer. 
Conceptually, dual active bridge (DAB) DC-DC converter 
configurations may have potential as high power DC 
transformers [34-40]. They employ an AC transformer to 
perform voltage stepping. Three-phase topologies enjoy low 
ripple currents in addition to simple phase angle control and 
an inherent soft switching nature. The problem of transformer 
phase current unbalance, due to asymmetric leakage 
inductances, is addressed in [25, 34] through fast controllers. 
However, square-wave operation of the DAB converters is a 
fundamental drawback at high voltage. This impedes their 
scalability since the very steep rising and falling edges of 
square wave voltages apply destructive dv/dt stresses on 
transformer insulation. Moreover, the adopted ranges of 
switching frequency are not applicable in applications with 
gigawatt-level power transfer. 
Taking into account the features of existing technology, and 
the trend towards modular designs, this paper proposes a DC 
transformer based on modular multi-level converters (MMC). 
Two three-phase MMCs are connected through an AC 
transformer as in Fig. 1; a high voltage converter and a 
medium voltage converter. Both MMCs employ half-bridge 
cells. Due to the proposed operating mode, the converters 
offer a considerable reduction in footprint, cost and weight. 
Power flow control or DC voltage regulation is administered 
by phase shift and voltage magnitude control. Both modular 
converters operate in a quasi-two-level (Q2L) mode in order to 
alleviate voltage derivative dv/dt stress on the AC transformer 
stage, thereby rendering the proposed DC transformer 
topology viable at ultra-high voltage levels. The trapezoidal 
voltage waveform, with controllable slopes, is created by 
sequential switching of the cells as in a conventional MMC 
operating with sinusoidal reference in a staircase mode.  
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Fig.1:  Modular multilevel converter based DC transformer for high-voltage 
high-power applications. 
In the proposed operating mode, each cell capacitor is utilized 
as an energy tank (switch voltage clamp) to generate 
intermediate voltage levels for a few microseconds during 
transitions between ½Vdc and -½Vdc, allowing cell 
capacitances to be drastically reduced. This considerably 
reduces the footprint and cost of each Q2L converter. In Q2L 
mode, the arms currents of the converter do not contain a 
common-mode DC component, unlike conventional MMC 
operation, therefore semiconductor losses are reduced. When a 
DC fault occurs, the proposed Q2L DC transformer 
(specifically the non-fault-side converter) rapidly isolates the 
faulted line such that the rest of the DC grid remains 
functional. Furthermore, galvanic isolation stops fault 
propagation between DC transformer sides, even when a fault 
occurs in one of the DC transformer converters. Modified 
design of conventional AC power transformer core reduces 
iron losses allowing switching frequency in the range of a few 
hundred Hz where a number of low-order harmonics engage in 
power transfer. 
The paper investigates the role of the proposed DC 
transformer in addressing some of the technical challenges 
related to proper operation of generic DC grids with multiple 
DC voltage levels, including DC fault ride-through. The 
discussion includes aspects related to losses, cost, and 
additional functionality. 
II. BRIEF REVIEW OF CONVENTIONAL OPERATION OF 
MODULAR MULTILEVEL CONVERTER 
Conventionally, established modulation techniques operate 
the modular multilevel converter such that the upper and lower 
arms of the same phase-leg conduct simultaneously, and this 
constitutes the sum of the cell capacitor voltages in conduction 
path of both arms must be equal to the total DC link voltage 
minus the AC voltage drop in the arm inductances[41-44]. 
This necessitates the voltages developed across the cell 
capacitors of the upper and lower arms to be complementary, 
which can be approximated by  
 
1
1 2 (1 sin( ))x dc xv V m tZ M    
1
2 2 (1 sin( ))x dc xv V m tZ M    (1) 
 
where Vdc is the converter input DC link voltage, m is 
modulation index, and ^ `4 23 30, ,M S S x  for three phases a, b 
and c respectively. With such simultaneous operation of the 
upper and lower arms, the arm currents of each phase-leg 
contain AC and DC components. The AC component of the 
arm current comprises the fundamental current that is 
associated with active power exchange between the converter 
and the AC side, and a number of low-order harmonics 
(predominantly 2nd harmonic) that are caused by cell capacitor 
voltage fluctuations in attempt to counter the ac voltage drop 
in the arm inductances. The DC component of the arm current 
is associated with the power exchange between the converter 
and the DC side. In steady-state, the converter power 
exchange with the AC side equals the power exchanged with 
the DC side. Under such a condition, the converter cell 
capacitors exchange zero net active power with the AC side 
over one or several fundamental periods; hence the cell 
capacitor voltages are maintained around the desired set point
dcV N , where N is the number of cells per arm. Normally, the 
modular converter cell capacitors are rotated based on arm 
currents polarities, to ensure capacitor voltage balancing. The 
presence of the common-mode DC component in the arm 
currents represents a major concern as it increases converter 
semiconductor losses [45-55]. 
Also, the AC fundamental current flow through the cell 
capacitors increases their energy storage requirements; thus 
relatively large cell capacitances are needed [42]. The device 
issues influence modular converter viability from the- 
perspective of efficiency and footprint. Additionally, the half-
bridge modular converter does not inherent the ability to block 
current in-feed from the grid during a pole-to-pole DC fault, 
which necessitates increased sizing of arm inductances 
(together with interfacing transformer leakage inductance) to 
effectively limit the DC fault current. This further influences 
the cell capacitor size needed to limit the capacitor voltage 
ripple within the 10% range necessary to avoid a negative 
impact on the control system cross-modulation. 
III. QUASI TWO-LEVEL OPERATION OF A MODULAR 
MULTILEVEL CONVERTER 
In this paper, each modular converter in the DC transformer 
of Fig. 1 is operated in Q2L mode where the cell capacitors of 
the MMC are used for short periods, Td, only to facilitate 
orderly stepped transitions between voltage levels ±½Vdc 
through intermediate cell voltage levels (see Fig. 2). The dwell 
time Td spent at each intermediate cell voltage level is 
sufficiently small to reduce the energy storage requirement per 
cell capacitor for a given voltage ripple value, and must 
remain compatible with the switching ability of high-voltage 
insulated gate bipolar transistors. Also the value of Td must be 
large enough to avoid unacceptable voltage derivative dv/dt 
levels and eliminate higher harmonics from the output voltage 
waveform. These harmonics, otherwise, bring about additional 
losses in the coupling transformer as they do not engage in 
power transfer. 
In this manner, each phase in the Q2L modular converter of 
the DC transformer generates a step approximation of a 
trapezoidal AC voltage with pre-defined voltage steps equal to 
one cell capacitor voltage ( dcV N ), with a total transition 
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time between ½Vdc and ±½Vdc of 2(N ± 1)Td per fundamental 
cycle, where N is the number of cells per arm. The dwell time 
at each cell voltage level is sufficiently small so that the time 
2(N ± 1)Td is much smaller than the fundamental period T. 
During the non-transitional times, the AC poles of the Q2L 
converter will be directly connected to the DC rails. This 
means the MMCs of the DC transformer effectively operate 
similar to two-level converters. That is, current flows 
separately in each arm per leg for a period ½T ± (N ± 1)Td of 
the fundamental half-cycle. Only during brief periods when 
the cell capacitors are successively switched, both upper and 
lower arms of the Q2L converter simultaneously conduct 
currents to the AC input as in true multilevel operation of an 
MMC. Therefore, the proposed Q2L mode eliminates the 
common-mode DC component normally present in the arm 
currents of a conventional MMC. Consequently, lower 
semiconductor losses are expected. Furthermore, small cell 
capacitances are required for the quasi two-level mode, since 
they are only loaded for a small fraction of the fundamental 
cycle, where smaller arm inductances are sufficient to limit 
inrush currents associated with cell switching. 
As in the conventional MMC, the inserted cell voltages in 
each phase leg must sum to the DC voltage minus the arm 
inductances voltage drop. Over one fundamental cycle starting 
at t= to, the voltage of one converter arm in the Q2L mode can 
be expressed as in (2). 
The voltage of the other arm, in the same leg, is the 
complement. The arms of other legs in a three phase Q2L 
converter exhibit the same voltage waveform, phase-shifted 
accordingly. In (2), lV is the voltage drop in both arm 
inductances, whereas lcV is the inductance drop in the 
complementary arm. Proper Q2L mode operation can be 
achieved with minimal arm inductance, with circuit stray 
inductance being sufficient, as will be shown. Therefore, the 
inductance voltage drop in (2) can be neglected.  
In the converter controllers, (2) can be realized by dividing 
the real-time value of a trapezoidal function of the 
fundamental frequency at slopes  1dc dV N Tr  by the 
voltage step dcV N . Rounding the result to the closest integer 
brings about the number of active cells per arm.  
In the proposed operating mode, the fundamental voltage 
output is  
 
1
2 sindc
m
VV DS D 
 
(3) 
where  12 1 dN TD Z  , and Ȧ is the fundamental frequency 
in rad/s. This corresponds to a modulation index of 
 
1
1 1
2
4 sinm
dc
V
m
V
D
S D  
 
(4) 
This expression shows that the trapezoidal voltage 
fundamental of the modular converter, present to interfacing 
AC transformer when operated in Q2L mode, tends to that of 
WKHVTXDUHZDYHIRUPSURYLGHGĮĺ 
 
1 0
4 sin 4
.limm D
D
S D So |
 
(5) 
Additionally, most of the dominant low-order harmonics such 
as the 3rd, 5th, and 7th can contribute to the power transfer, as 
will be presented.   
Although the dwell time is assumed constant for each 
transition step between ±½Vdc, it can be varied so as to 
minimize the higher order harmonics (e.g. 17th, 19th, etc.) 
which contribute little to power transfer but are increasingly 
likely to be absorbed as losses in the bandwidth limited 
transformer iron core.  
Different operational aspects and parameters of the 
proposed Q2L mode are illustrated using Matlab/Simulink® to 
simulate a basic test case where an open-looped Q2L 
converter feeding a resistive load of 450MW (0.99 lagging pf) 
is connected to an AC grid via an HVDC link of ±320kV. 
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(a) (b) 
Fig. 2:  phase output voltage measured relative to virtual dc link mid-point for (a) Quasi two-level mode, and (b) Conventional mode. 
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Fig. 3:  The test system for the proposed quasi two-level modular converter. 
 
Control of the AC grid-side converter is presented in section 
VII. For expedience, the converter comprises 10 cells per arm. 
A dwell time of Td = ȝVJLYHVDȝVWUDQVLWLRQWLPHEHWZHHQ
the two main voltage levels (½Vdc and ± ½Vdc), which is 1/90 
of the fundamental cycle at 250Hz. The test system parameters 
are depicted in Fig. 3.   
Various current and voltage waveforms are shown in Fig. 4. 
6XESORWFGHSLFWVWKHORDGSKDVHYROWDJHSHDNLQJDWҀWKH'&
link voltage while subplot 4d shows the phase voltage to the 
virtual DC link midpoint, peaking at half the DC link voltage. 
The gradual transition between the two voltage levels ±320kV 
is realized in 10 steps, where cell capacitor voltages remain 
balanced with less than 0.3% peak-to-peak ripple around 64kV 
(Fig. 4b). This low ripple is achieved with cell capacitors as 
VPDOO DV ȝ) (64kV assumed per cell to simplify detailed 
models), which is significantly smaller than the corresponding 
cell capacitance for conventional MMC operation at 
comparable voltage and power levels. Such a low voltage 
ripple indicates that the cell capacitance can be further reduced 
to give ±10% ripple, which is a widely accepted figure for 
conventional MMCs.  For the operating conditions in Fig. 3, 
FHOO FDSDFLWDQFH RI RQO\ ȝ) DFKLHYHV  YROWDJH ULSSOH
However, with smaller cell capacitance, the DC current ripple 
increases.  
Generally, cell capacitor sizing depends on voltage and 
power levels as well as the number of cells per arm; that is, it 
is application-VSHFLILF $V D FRPSURPLVH ȝ) FHOO
capacitance is selected for the systems analyzed in this paper. 
A higher number of cells per arm and/or faster transition 
between intermediate voltage levels further reduces the cell 
capacitance requirement as each capacitor supports the voltage 
for a shorter period. However, this may be impeded by 
practical limitations. 
For expedient comparison with the conventional MMC, the 
cell energy requirement in kJ/MVA is compared for the 
proposed Q2L converter with that of the 401-level MMC, 
±320kV, 1059MVA application in [52]. Therein it was 
concluded that a 10mF cell capacitor is needed to achieve 
30kJ/MVA, which is the energy level typically required for 
conventional MMC operation within ±10% cell voltage ripple 
[53]. This figure is calculated from 
 
23 dc
cell
CVE
NS
 
 
(6) 
 
where Ecell is cell energy in kJ/MVA, S is the total power in 
MVA, and Vdc is the pole-to-pole DC voltage in kV. If the 
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same MMC converter is operated in the Q2L mode with a 
ȝ)FDSDFLWRUSHUFHOO WKHHQHUJ\UHTXLUHPHQWDFFRUGLQJWR
(6), drops to 0.145kJ/MVA (with voltage ripple below 1%) 
which is less than 0.5% of the energy requirement for the 
conventional MMC. This confirms a drastic reduction in cell 
volume when operated in the Q2L mode. 
The cell voltages are balanced with the same principles used 
in the conventional MMC [56]. During phase voltage 
transition, cell capacitors per arm are switched into or out of 
the circuit conduction path in an order dictated by their 
individual voltage magnitudes and arm current directions. This 
ensures the capacitors are rotated with their voltages 
remaining within an allowable voltage ripple band.  
The voltage ripple is further reduced since, when switched 
in the circuit, cell capacitors have ideally no current flow, 
excluding the brief voltage transition periods between +½Vdc 
and -½Vdc.  This implies that the load current always flows in 
the arm which has its cells in the off state, as long as the 
respective AC pole is at one of its two main voltage levels 
(note the positive arm current direction in Fig. 3).  
During an AC pole transition, output phase current is shared 
between the upper and lower arms as cell capacitors of both 
arms switch in complementary pattern. At the same time, the 
difference between the DC side voltage and the sum of cell 
voltages in each leg, results in limited inrush current acting to 
establish voltage balance. The net result is a limited common-
mode current whenever the load current commutates between 
the upper and lower arms of each phase leg, as observed in Fig 
4e. This is why the aggregate voltage drop on both the upper 
and lower arm inductances was considered during voltage 
transition periods in (2). As in conventional MMC operation, 
this common-mode circulating current neither diverts to output 
AC phase current nor reflects in the AC voltage waveforms. 
This transient is mitigated by arm inductances.  
)RUWKHFRQVLGHUHGFDVHVWXG\ȝ+LQGXFWDQFHSHUDUPZDV
found to acceptably mitigate the common-mode current (Fig 
4e). In an actual system, this would be the stray inductance of 
the circuit. Higher arm inductance values produced longer 
current oscillations due to the small cell capacitances. In-depth 
study and mathematical quantification of this issue may need 
to be considered in a separate device-oriented context. 
 A DC voltage ripple at the Q2L converter terminals, at 
triple the fundamental frequency, can be observed in Fig.4a. In 
each leg, all cell capacitors in the conduction path, having to 
sum up to DC side voltage, experience similar ripple. This 
triggers additional common mode arm currents twice per half 
cycle, as seen in Fig. 4e. This DC side voltage ripple is the 
result of DC current ripple.  
Unlike two level square wave operation where DC current 
is almost ripple-free in steady-state, the introduced 
intermediary voltage levels in Q2L operation produce brief 
DC current dips of significant magnitude whenever current 
commutates between the arms of any phase leg (6 times per 
fundamental cycle). In practice, the application of the Q2L 
modular converter in a DC transformer involves long DC 
cables. The distributed capacitance and inductance of a DC 
cable inherently bypasses and damps the DC current ripple 
along cable length. Fig. 5 indicates that only 2% current ripple 
(15A peak-to-peak) is seen at the grid-side end of the 100 km 
+9'&OLQHZLWKHDFK'&FDEOHPRGHOHGDVFRQVHFXWLYHʌ
sections. At the Q2L converter end, the first few kilometers of 
each DC cable are modeled as inductance in series with a 
resistor to account for their negligible equivalent capacitance 
DV VHHQ E\ WKH 4/ FRQYHUWHU :KHQ D '& ILOWHU  ȝ)
capacitor) is installed across the DC rails of the Q2L converter 
in the example of Fig. 3, the triple load frequency cell voltage 
ripple and arm inrush currents are mitigated. The larger the 
filter capacitor, the smaller the DC voltage and current ripples 
at the Q2L converter terminals. With a perfectly stiff DC 
source, these would be totally eliminated.  
Despite being fairly a short line, the distributed parameters 
of the 100 km HVDC cables are clearly sufficient to assure 
satisfactory operating conditions for both load and grid, 
without any discrete DC filters. Longer HVDC cables will 
further alleviate DC voltage and current ripples. However, in 
applications where the Q2L converter is connected directly to 
a non-stiff DC source, or connected to low-capacitance DC 
line (e.g. overhead HVDC lines), discrete DC link filter and/or 
increased size of cell capacitance may be needed. 
The presence of a load current commutation transient in 
phase arms, in principle, may affect the soft-switching 
characteristics of some cells. However, the potential impact of 
common-mode arm currents on switching losses is expected to 
be outweighed by the alleviated conduction losses due to the 
higher fundamental output voltage, as described in (3) ± (5), as 
well as the absence of the common-mode DC component and 
additional harmonics in arm currents.  
The calculation method presented in [57] is used to quantify 
the conduction loss of the Q2L converter relative to a 
conventional MMC. It was presented in [57] that the 
conduction loss of a three phase 17-level MMC with 20 kV 
DC voltage supplying an 11 kV load at 0.8 lagging power 
factor has around 0.85% (170.8 kW) conduction losses. For a 
three phase 16 cell-per-arm Q2L converter with 20 kV DC 
supply and with the AC power output of the 50 Hz 
fundamental voltages and currents being 20 MVA at 0.8 
lagging power factor, the losses are 0.51% (102.05 kW). The 
same 3.3kV IGBT module was used for both cases, with 
parameters given in [57].  
IV. OPERATION AND CONTROL OF THE PROPOSED DC 
TRANSFORMER  
A) Operation and topologies: 
The back-to-back connection of two Q2L converters 
through a coupling AC transformer creates a type of dual 
active bridge (DAB) topology, which is recognized as a 
potential arrangement for high power applications. The 
coupling transformer is responsible for voltage matching. 
Unlike other DAB proposals, a high frequency coupling 
transformer is not considered. As pointed earlier, the 
switching speed of state-of-the-art power electronic devices, at 
ultra-high voltage and power transfer levels, is not expected to 
exceed a few hundred Hz, mainly due to switching losses
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(a) DC side voltage (kV) (c) Phase voltage (phase A) 
 
 
(b) Cell capacitor voltages of 5 cells in each arm of phase A leg (d) Phase A voltage relative to a virtual DC link mid-point 
 
 
 
(e) Three phase load currents (upper right), and upper and lower arm currents of phase A (lower right) 
 
Fig. 4:  Voltages and currents of the quasi two-level modular converter in Fig. 3. 
 
 
  
 
Fig. 5:  DC current at the grid side converter in the example of Fig. 3. 
 
and gating characteristics (long delay times). An operating 
frequency in the range of 250Hz to 400Hz is considered for 
the proposed transformer. Selection of a fundamental 
frequency which is higher than the power frequency 
(50/60Hz) may facilitate AC transformer design that can 
operate at ultra-high voltage/power levels where parasitic 
component-related phenomena are to some extent mitigated. 
With an appropriate coupling transformer design, the 
proposed Q2L converter-based DC transformer may allow 
power transfer at fundamental frequency plus some of the 
higher harmonic frequencies. Today, such AC transformer 
design is technically feasible, and achievable with limited 
modifications to core design of the conventional 50/60Hz AC 
power transformers.  Power transfer at frequencies up to 2000 
Hz implies that the 3rd, 5th and 7th harmonics of a 250Hz 
fundamental voltage waveform engage in power transfer 
rather than inducing large iron losses in the core. This is a 
necessary step forward for a high efficiency DC transformer 
that may be comparable to AC power counterparts. 
Additionally, the claimed smaller size of a high-frequency 
transformer cannot be fully exploited because at applicable 
ultra-high voltages the physical clearance needed for mounting 
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(a) Phase A transformer windings currents and voltages (c) Power flow, and phase angle lead of the high voltage side converter. 
 
 
(b) FFT analysis of phase current (HV side) (d) FFT analysis of phase voltage (HV side) 
  
Fig. 6:  Plots for normal operation of the mono-polar DC transformer topology in Fig. 1 and Fig. 7a. 
large transformer bushings is limiting, hence critical. 
Generally because of these high voltage creepage and 
clearance requirements, a transformer operating at a few 
multiples of the utility frequency is only expected to be 
slightly smaller than a conventional 50/60Hz AC power 
transformer. Thus there is no footprint gain in significantly 
increasing the operating frequency. 
Consequently, the proposed DC transformer may have 
restricted potential as an offshore installation. This is traded 
for the galvanic isolation and high efficiency offered by the 
AC transformer at such a frequency range. Further assessment 
of the transformer design and characteristics is not within the 
scope of this text. 
In the proposed DC transformer, the two Q2L converters act 
as voltage sources coupled through interface impedance. 
Conceptually, bidirectional power flow is possible. The 
direction and amount of power flow in this case is 
theoretically administered by controlling the phase angle 
between the developed voltage space vectors, as well as vector 
magnitudes. Traditionally, DAB assemblies control both 
power flow direction and amount mainly by the polarity and 
magnitude of the phase shift angle, respectively [38, 39]. This 
is due to their limited capability of controlling voltage 
magnitudes, especially three phase designs. Employing Q2L 
converters introduces the capability of controlling the 
fundamental voltage magnitudes due to the modular multilevel 
design. Moreover, selective harmonic elimination is a 
possibility. This brings about additional degrees of freedom 
for the proposed DC transformer to control power flow and 
provide voltage regulation. In this paper, only phase angle 
control is considered. 
To investigate transformer operation, two three phase Q2L 
converters are connected to form the mono-polar arrangement 
in Fig. 1. The high voltage converter operates at ±320kV DC 
whereas the low voltage side operates at ±150kV. The 
coupling AC transformer is modeled as an ideal transformer, 
with the required turns ratio, in series with 10% impedance 
(700MVA base). At this stage, without any external control 
action, suitable phase angle values are commanded to alter 
power flow from 600 MW, injected into the ±150kV side, to 
around 190 MW in the reverse direction. Fig. 6 presents a 
view of transformer winding voltages and currents, as well as 
phase angle and power flow. As observed, a limited phase 
angle change is needed. When power flows into the ±150kV 
side, winding voltages of the ±320kV side lead those of the 
±150kV windings. FFT analyses of the phase voltage, line 
voltage and current (Figs. 6c and 6d) show that triplen 
harmonics are absent. Thus, in practice, power transfer will 
not involve the 3rd and 9th harmonic power even when 
transformer core design permits.  
Low order triplen harmonics can be made to contribute to 
power transfer when the topology is modified as in Fig. 7b. 
For each transformer side, providing a closed path between the 
neutral point of the respective AC transformer windings and 
the DC-link midpoint lowers the phase voltage peak, hence 
current peak. Effectively, the developed path permits the flow 
of zero-sequence currents associated with triplen harmonics.  
The flow of triplen currents reshapes the resultant current 
waveform (Fig. 8). Particularly, the 3rd harmonic has one 
reverse-polarity peak exactly at the middle of the fundamental 
half cycle and two peaks of the same polarity as the 
fundamental half cycle, near its sides. Being of significant 
magnitude (around 1/3 the fundamental current magnitude), 
the 3rd harmonic flattens the phase current waveform at three-
fourth its former peak. Consequently, IGBTs of lower current 
rating could be utilized in the converter modules. However, 
the expense of current rating curtailment is the installation of 
high voltage split capacitors (a few microfarads each) between 
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(a) Symmetrical mono-polar arrangement 
 
(b) Symmetrical configuration with both AC and DC sides grounded 
 
 
 
 
Fig. 7:  Possible mono-polar arrangements of the proposed bidirectional DC transformer. 
 
 
(a) Phase A transformer windings currents and voltages (c) Zero-sequence current of the high voltage side. 
 
 
(b) FFT analysis of phase current (LV side) (d) FFT analysis of phase voltage (LV side) 
 
 
 
Fig. 8:  Plots for steady-state operation of the mono-polar DC transformer topology of Fig. 7b (with split capacitors).  
[same simulation scenario as in Fig. 6] 
 
the DC rails of each Q2L converter, where it has been shown 
in section III that discrete DC-link capacitors are not 
mandatory for DC transformer operation. This implies the 
sufficiency of a small discrete DC-side capacitance, just to 
provide the grounding point. The midpoint of the each DC-
link capacitor and respective transformer winding neutral 
point can be tied to ground or hard- wired. 
The Q2L converter inherent capabilities of voltage 
magnitude manipulation and selective harmonic elimination 
enable its utilization in more complex DC transformer 
topologies, as for the 3-terminal transformer topology shown 
in Fig. 9a. It incorporates a 3 winding AC transformer and 
three Q2L inverters for the connection of three DC lines at 
different voltage levels. Power flow control in this topology 
can be achieved only through combined control of both 
voltage magnitudes (modulation indices) and phase 
displacements. When a fault occurs at any of the three lines, 
the dc transformer (in conjunction with ac circuit breakers) 
isolates it immediately but the power flow through the other 
two lines unaffected long-term, although temporary 
interruption of power flow may be unavoidable. Fault 
protection capabilities of the proposed topologies are detailed 
in subsection IV.C. A symmetrical bi-polar arrangement is 
depicted in Fig. 9b. 
B) Steady-st ate control: 
In remaining within main scope of the paper, the phase 
angle between the fundamental voltage space vectors of both 
converters is the only degree of freedom considered for 
transformer control (No voltage magnitude modulation has 
been incorporated at this stage).  
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(a) Three terminal topology connecting 3 different DC levels (a) True symmetrical bi-polar arrangement 
 
 
 
 
Fig. 9:  More complex configurations of the proposed DC transformer. 
 
Bidirectional power flow control can be achieved by setting 
the voltage phase angle of one Q2L converter as the reference 
(i.e. zero angle) and control acts upon the phase angle of the 
other Q2L converter to control the power flow through the 
transformer.  The former converter is denoted as the 'reference 
converter' and the latter the 'voltage/power control converter', 
depending on what parameter it controls. In a power control 
mode (Fig.10a), the power reference Pdc* is compared to the 
measured power and the error signal is fed to a PI controller. 
The PI output is forwarded to a fast current controller which 
produces the required phase angle (į) and voltage modulation 
index (m). Fast current control is important for a fine-tuned 
transient operation and to compensate for any asymmetry in 
transformer parameters. In this paper, the discrete transfer 
function of the fast current control block is set to C(z) = 1 and 
the modulation index is fixed to m=1. AC transformer 
asymmetry is neglected, and detailed control design including 
fast current and transient control transfer function C(z) is 
beyond the scope of this basic demonstration.  
In the DC voltage control mode, the outer power control 
loop is replaced with a voltage control loop, as in Fig. 10b, 
where the DC voltage reference Vdc* is produced by a droop 
controller or commanded by the operator (the output of a load 
flow scenario).  In both control modes (the DC voltage or 
active power), reactive power required by the AC transformer 
is shared between both converters, depending on į and m. 
C) Operation under DC line fault: 
When a two-level or modular multilevel voltage source 
converter undergo a DC fault, the fault absorbs large current 
from the AC side once the DC voltage drops below the AC 
line voltage peak. Such uncontrolled rectifier action is 
unavoidable in a Q2L converter with half-bridge cells during a 
DC line fault. The proposed fault protection scheme utilizes 
the DC transformer configuration to deprive the fault-side 
Q2L converter of energy input. That is, whenever one of the 
two Q2L converters senses current rise above a predefined 
threshold (e.g. 1.2 pu), all IGBTs of the other converter are 
immediately blocked (in the order of several microseconds for 
high power IGBTs). This truncates energy in-feed to the AC 
transformer. As the AC transformer leakage inductance has 
negligible stored energy, the fault loses its energy in-feed from 
the DC transformer line terminal. Effectively, the fault and the 
fault-side Q2L converter become isolated from the healthy 
line on the other side of the transformer. The galvanic 
isolation provided by the AC transformer prohibits fault 
propagation from one side to another even if one converter 
fails. Additionally, ac circuit breakers can be used at each side 
of the transformer, acting in a disconnector mode. If, at fault 
inception, the fault-side Q2L converter is not blocked, all cell 
capacitors will discharge into the fault. The small cell 
capacitors do not store a significant amount of energy, and 
their contribution to fault current will be insignificant. 
However, blocking the fault-side converter to retain its cell 
capacitor voltages serves for a smoother line restoration. With 
the topology of Fig. 7b, the split capacitor fault contribution is 
also insignificant due to its small size. 
Once the fault is cleared, or isolated, Q2L converters can 
contribute to system restoration due to their black-start 
capability. DC transformer action depends on the pre-fault 
operating mode of the fault-side converter: 
- Voltage control converter: The fault-side Q2L 
converter re-energizes the DC line where the DC 
voltage command ramps up from zero with an adequate 
slope to avoid transients and large inrush currents. 
- Reference converter or power control converter: The 
line is first energized by the other terminal converter 
station; the DC transformer power command is ramped 
up (e.g. at a rate imposed by the grid operator). 
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(a) Power flow control 
 
 
(b) DC voltage control 
 
 
 
Fig. 10:  Generic control algorithm for the control converter of the proposed 
DC Transformer. 
 
The converter control flexibility allows for additional 
maneuvering during post fault system restoration, if required. 
In the three terminal DC transformer topology (Fig. 9a), upon 
a fault in the DC side of one Q2L converter, the IGBTs of the 
other two converters (or all three converters) are blocked; 
stopping current flow into the fault. Immediately, the ac circuit 
breaker poles of the fault-side converter are opened and the 
other two converters instantly resume operation. The 
operational restart procedure depends on the opening time of 
the ac circuit breakers and the dc link time constant. 
V. THREE TERMINAL DC TEST SYSTEM 
Fig. 11 shows the test network used to assess the 
capabilities of the proposed high-power DC transformer under 
normal and transient conditions. In this three terminal 
illustrative network, a main high voltage DC line B1-B2 of 
±600kV is connected at point B3 to a ±320kV DC line through 
the proposed DC transformer. Terminal grid side converter 
stations VSC1, VSC2 and VSC3 are modeled as half-bridge 
modular multilevel converters, with all their basic controllers 
incorporated (Fig. 12).  
For the ±600kV DC line, VSC2 is configured to regulate the 
voltage at B2, while VSC1 controls active power and AC 
voltage at busbar B1; therefore VSC2 is rated at 1600MVA, 
higher than VSC1. For the ±320kV line, VSC3 controls active 
power flow and AC voltage magnitude at B4, whereas DC 
voltage control is administered by the DC transformer control 
converter VSC5. The other Q2L converter VSC4 is the 
reference converter. To ensure that the harmonic requirements 
are met at B1, B2 and B4, converter terminals VSC1, VSC2 and 
VSC3 are operated in typical multilevel mode, with sinusoidal 
pulse width modulation (SPWM).  Each Q2L converter in the 
'& WUDQVIRUPHU VWDWLRQ KDV D ȝ) VSOLW FDSDFLWRU FRQQHFWHG
across the DC rails, hardwired to the respective transformer 
winding neutral point, which is grounded. System parameters 
are shown in Fig. 11. 
VI. PERFORMANCE EVALUATION 
A) Steady-state operation 
In the system described in section V, the simulation 
scenario is where power flows in the lines are 425 MW over 
line B3-B4, 715MW over line B1-B3, and 1140MW over line 
B3-B2, with directions shown in Fig. 11. In steady-state, the 
simulated grid has stable line voltages and steady power flows 
between all busbars. At t = 1.7s, VSC3 curtails the power 
injected to the grid at point B4 down to 355MW within 0.4s. 
Fig. 13 shows the DC grid response to the power reference 
change at VSC3. The DC voltage controllers quickly regulate 
the DC voltage at each line with brief 0.03% and 0.025% dips 
in the ±320kV and ±600kV DC voltages lines, respectively. 
The created power imbalance is taken up smoothly and the 
grid returns quickly to steady state operation at a new 
operating point. In Fig. 13b, both voltages are measured close 
to DC terminals of the DC transformer station. 
B) DC fault ride-through 
A simulated fault scenario is when the test three-terminal 
DC grid of Fig. 11 encounters a pole-to-pole fault, at t =1.5s, 
in line B3-B4 at a distance of 3 km from the DC transformer 
station. Each grid side converter station is equipped with AC 
circuit breakers which are modeled to open the circuit at the 
first AC current zero crossing after the DC side current 
H[FHHGV  RI WKH VWDWLRQ¶V '& FXUUHQW UDWLQJ 7KH VORZ
mechanical time constant of an AC circuit breaker is 
considered, with a 40ms delay in tripping action modeled for 
every AC circuit breaker. At 120% DC current, each grid side 
converter blocks its switches. Similarly, the DC transformer is 
equipped with an AC circuit breaker at the low voltage side of 
the AC coupling transformer, as well as an off-load isolation 
switch at each DC side, connected between the positive DC 
rail and the positive pole cable. 
Data collected from two simulation runs are plotted in Fig. 
14. In the first run, DC transformerQ2L converters continue 
operation under fault without blocking their IGBTs. In this 
case, the fault protection, as far as the DC transformer is 
concerned, is the sole responsibility of its 40ms-delayed AC 
circuit breaker (triggered at 120% of current rating). In the 
second simulation case, both Q2L converters of the DC 
transformer block their ,*%7V ȝV DIWHU WKH  FXUUHQW
barrier is reached.  
In Fig. 14b, when the DC transformer converters are not 
blocked, the fault current leaps to 18kA in 4ms, as measured 
from the DC transformer end. Concurrently, line B3-B4 voltage 
drops to zero within the same time span, as seen from DC 
transformer end. Both DC voltage and fault current encounter 
oscillations due to the distributed impedance of the line. 
All cell capacitors of the control converter (fault-side 
converter) discharge their energy into the fault, as does the 
low voltage side DC-link split capacitor. At the other end of 
line B3-B4, grid side converter station VSC3 encounters high 
fault currents both in the AC and DC sides. Although all 
IGBTs of VSC3 were immediately blocked, DC fault current 
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Fig. 11:  Three terminal DC test system. 
 
Fig. 12:  Generic block diagram illustrating control systems of the grid side converter terminals (refer to [58-60]). 
 
of 16kA freewheels in the cell diodes until its AC circuit 
breaker interrupts all AC phase currents in about 42ms. 
During this time the grid side converters at both ends of line 
B1-B2 do not encounter any high currents. The DC line voltage 
undergoes a shallow dip mainly due to the sudden interruption 
of power in-feed from line B3-B4. The DC voltage regulator at 
VSC2 rapidly restores the DC voltage, resulting in power 
oscillations at VSC2 (Fig. 14a), whereas the power flow 
remains near steady at VSC1.  
The reason that line B1-B2 is affected most by the power 
imbalance triggered by the fault, is the presence of the DC 
transformer. The reference converter, which is energized by 
the voltage of line B1-B2, remains in operation despite the 
fault, applying Q2L voltage to the transformer windings. 
Being counteracted by zero voltage output from the control 
converter, the reference converter drives high currents in the 
windings of the AC transformer (Fig. 14d), which are rectified 
in the control converter to feed the fault. These currents are 
90° phase shifted with respect to the reference converter 
output voltage, as observed in Fig.14d. This implies that the 
power fed to the fault by the DC transformer is purely 
reactive, which agrees with the fact that no active power can 
be fed to a line at zero-voltage (line B3-B4). Within 40ms, the  
high currents in the DC transformer are interrupted by its AC 
circuit breaker and the DC fault current drops to zero.  
In Fig. 14d, low-side winding phase voltage does not 
actually return to its pre-fault level when the AC circuit 
breaker trips, it is rather the voltage induced by current 
flowing in the high voltage windings. The net result is that the 
fault is confined within the downstream line (B3-B4) and the 
upstream line is only affected by the power imbalance and, to 
a lesser extent, by the circulating reactive power. However, 
without blocking Q2L converters the DC transformer is 
exposed to destructive currents. A current controller acting on 
the reference converter must be included to limits these 
currents; otherwise the second protection scenario, where all 
IGBTs are blocked, becomes the only practical fault protection 
scheme. 
When IGBTS of the Q2L converters are blocked once the 
DC current reaches the 120% limit, energy supply is cut from 
the DC transformer line end. Hence, the fault current 
contribution from the transformer end drops immediately to 
zero and currents in both transformer sides diminish (Fig. 
14c). 
At the other end of the line, VSC3 undergoes the same high 
currents like the previous case and is tripped out by its AC 
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Fig. 13:  Performance of the test system in Fig. 11 with a 16% drop in the power flow through the ±320 kV line. (a) Power flows in the grid. (b) DC line 
voltages at dc transformer sides (pole-to-pole). (c) Steady-state dc transformer winding currents (phase A). (d) Steady-state dc transformer winding 
voltages (phase A). 
circuit breaker. The power oscillations triggered in the system 
by the contingency are of lower magnitude and the system 
migrates relatively faster to the new power balance point (Fig 
14a). 
It is clear that when Q2L converters of the DC transformer 
are blocked, a smoother fault-ride through is achieved by the 
protected line (line B1-B2 in this case). Note that the DC 
transformer effectively impedes fault propagation from one 
side to another, but it has no role in protecting VSC3. 
Additional protecting devices are required for VSC3 to ride-
through the DC fault. 
VII. CONCLUSION 
A quasi two-level (Q2L) operating mode has been proposed 
for modular multilevel converters, for utilization in a dual-
active-bridge DC transformer topology. In this mode, a 
modular multilevel converter offers the following merits: 
x Two level operation with controllable values of voltage 
derivative, dv/dt. 
x Low cell capacitance requirement results in a 
considerable reduction in converter footprint. 
x Lower losses due to higher fundamental output voltage 
and the absence of a DC common-mode component in 
converter arm currents. Soft switching is due the DC 
transformer topology. 
x Beside flexibility of manufacturing and installation, the 
modular design results in additional output control 
capabilities; voltage magnitude (modulation index) and 
selective harmonic elimination. 
The small cell capacitances of a Q2L converter are unable 
to filter out DC current ripple. Theoretically, a discrete DC-
link capacitor may be needed to filter this ripple. Practically, 
the DC current ripple is naturally filtered out as the Q2L 
converter of a DC transformer is normally connected to DC 
cables. It was shown that the distributed impedance of a 
100km DC cable attenuates the DC current ripple to 
acceptable limits. 
A DC transformer topology comprising two Q2L converters 
connected through a coupling AC transformer was shown to 
be promising for high power and high voltage applications. 
The topology offers galvanic isolation and voltage level 
matching. With a low operating frequency range (250-400Hz), 
efficient AC transformers with thinner core laminations could 
be utilized, with low order harmonics contributing to power 
transfer. Although the low frequency range (250-400Hz) 
reduces overall losses and size, the inevitable size of an ultra-
high voltage AC transformer may still limit the application of 
the proposed DC transformer to onshore locations. 
In addition to voltage matching, the proposed DC 
transformer is controlled normally to provide DC voltage 
regulation or power flow control. More importantly, it offers 
near instant fault isolation within a certain protection zone. At 
DC fault inception at one side (e.g. the secondary circuit), the 
proposed DC transformer instantly interrupts the fault current 
contribution of the healthy line, connected at the other side, by 
blocking all power electronic switches in both converters. 
Alternatively, fault currents can be limited by the current 
controller of the non-fault-side converter. In either case, the 
DC fault is seen by the healthy line as an AC fault. When the 
fault is cleared, the DC transformer actively participates in 
smooth restoration of the healthy line. 
In a generic DC grid with several power corridors and AC 
grid connection ports, multifunctional active components 
distributed around key points within the grid are necessary for 
protection, power flow control, DC voltage regulation, and 
voltage matching. Despite cost downsides, the presented DC 
transformer shows promise as such a component. Further 
detailed studies at both system and device levels are necessary 
for precise evaluation of the concept presented in this paper. 
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Fig. 14.  System response to a fault in line B3í B4 at t = 1.5 s. [B: Q2L converters blocked, NB: Q2L converters not blocked]. (a) Line B1íB2 dc voltage (pole-
to-pole) and power flows in the system [B: Q2L converters blocked, NB: Q2L converters not blocked]. (b) DC voltage and fault current in the faulted line (seen 
from the transformer end). (c) DC transformer voltages and currents when both Q2L converters are blocked. (d) DC transformer voltages and currents when both 
Q2L converters are not blocked. 
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